Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback